

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page
01	Schematics Page Index			36	LAN (2/2)				
02	Block Diagram			37	VGA(PCI-E) 1/8				
03	Merom(HOST BUS) 1/2			38	VGA(STRAP) 2/8				
04	Merom(HOST BUS) 2/3			39	VGA(GDDR) 3/8				
05	Merom(Power/Gnd) 3/3			40	VGA(POWER) 4/8				
06	CLOCK GEN			41	VGA(POWER) 5/8				
07	Crestline (HOST) 1/7			42	VGA(POWER) 6/8				
08	Crestline (DMI) 2/7			43	VGA(MULTIUSE) 7/8				
09	Crestline (GRAPHIC) 3/7			44	VGA(LVDS/VDAC) 8/8				
10	Crestline (DDR2) 4/7			45	VRAM(GDDR3) 1/4				
11	Crestline (POWER,VCC) 5/7			46	VRAM(GDDR3) 2/4				
12	Crestline (VCC CORE) 6/7			47	VRAM(BYPASS) 3/4				
13	Crestline (VSS) 7/7			48	VRAM(BYPASS) 4/4				
14	DDR2(SO-DIMM_0) 1/3			49	AUDIO(CODEC & POWER)				
15	DDR2(SO-DIMM_1) 2/3			50	AUDIO(AMP & HP & SPK)				
16	DDR2(Termination) 3/3			51	AUDIO(Subwoofer AMP)				
17	LVDS			52	AUDIO(EXT-MIC&LINE IN)				
18	ICH8-M(PCI/USB) 1/5			53	AUDIO (MUTE & INT-MIC)				
19	ICH8-M(LPC,IDE,SATA)2/5			54	AUDIO(EQ)				
20	ICH8-M(GPIO) 3/5			55	AEC(FM2010)				
21	ICH8-M(POWER) 4/5			56	Power Design Diagram				
22	ICH8-M(GND) 5/5			57	DCIN				
23	SATA HDD/CD-ROM			58	SYSPWR(+3VALW/+5VALW)				
24	EC (P8763)			59	DDR2PWR(+1.8/+0.9V_S3_SUS)				
25	EC (KB3910S)			60	VHORE(ISL6262A)				
26	Flash ROM XBUS/SPI			61	VGA POWER(GMCH)				
27	Mini Card			62	SYSPWR(+1.5VRUN/+1.05VRUN)				
28	FAN/HWM/HW THERMAL PROTECT			63	HDD PWR (+12VRUN)				
29	EXPRESS Card/CAM/RF KB			64	Others power plan				
30	PCI (PCI BUS/TV Tuner)			65	OVP protection				
31	PCI (ILINK)			66	DB CONNS				
32	PCI (MS-DUO/SD)			67	CRT				
33	PCI (PCMCIA)			68	HOLE/BOSS PAD				
34	USB PORT & MDC								
35	LAN (1/2)								

BOM OPTION

COMPONENT	WINBOND	ENE
C72,RP9	NC	STUFF
R110	4.7K	47K
COMPONENT	Samsung	Qimonda
R26	Stuff	NC
R39	NC	Stuff

PCB P/N: _____ SA
_____ SA
_____ SA

Project Code & Schematics Subject: M630/M640 Main Board

	M630GM	M630PM	M640GM	M640PM
CR_	V		V	
NV_		V		V
NC_	V	V	V	V
Exclude "M640_"	V	V		
(Default)			V	

P. Leader	Check by	Design by


FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title **Index Page**

Size Custom Document Number **M630/M640** Rev SA

Date: Wednesday, July 11, 2007 Sheet 1 of 71

M630/640 Block Diagram (19"/22" Wide Screen)



SYSTEM DC/DC MAX8734A P.57	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC
SYSTEM DC/DC SC339 P.61	
INPUTS	OUTPUTS
+1_8V_S3_SUS	+1_5VRUN
SC486 P.58	
INPUTS	OUTPUTS
DCBATOUT	+1_8V_S3_SUS +0_9V_S3_SUS


CPU DC/DC ISL6262A P.59	
INPUTS	OUTPUTS
DCBATOUT	VHOCORE

CPU DC/DC MAX8546 P.62	
INPUTS	OUTPUTS
DCBATOUT	+12VRUN

SYSTEM DC/DC GMT923/GMT966 P.63	
INPUTS	OUTPUTS
+1_8V_S3_SUS	+1_25VRUN


SYSTEM DC/DC OZ811 GMT966 (PEX_VDD) P.60	
INPUTS	OUTPUTS
DCBATOUT	+1_05VRUN
DCBATOUT	NV_VDD
+1_8V_S3_SUS	PEX_VDD

Nvidia Gfx VDDC	
INPUTS	OUTPUTS
+VGFX_CORE	+1_05VRUN (or NV_VDD)





Layout note:
no stub on H_STPCLK TP.
H_STPCLK# to be routed in daisy chain fashion from ICH to LPC slot and then to CPU.

Layout note:
no stub on H_STPCLK#





PM_THRMTRIP#
should connect to ICH8-M and GMCH without T-ting (No stub)




ICH8M's GPIO12: VIL----> -0.5V ~ 0.8V
VIH----> 2.0V ~ 3.3+0.5V
MEROM's PROCHOT#: VIL----> -0.1V ~ 0.3*VCCP
VIH----> 0.7*VCCP ~ VCCP+0.1

7 H_D#63.0]



Layout Note:
Zo=55 ohm, 0.5"
max for GILREF.

Place close to CPU



Place C177 close to the CPU_TEST4 pin.
Make sure CPU_TEST4 routing is reference
to GND and away from other noisy signals.

Route CPU_TEST3/5 through a ground referenced
ZO = 55 ohm trace that ends in a via that is near a
GND via and is accessible through an oscilloscope
connection.

PVT 5/17 remove TP159, TP124, TP32, C177

Layout Note:
Comp0,2 connect with Zo=27.4 ohm, make
trace length shorter then 0.5".
Comp1,3 connect with Zo=55 ohm, make
trace length shorter then 0.5".



Layout:
Connect test
point with no
stub

PVT 5/17 remove TP158



IMVP6 (ISL6262ACRZ-T)
cpu PSI# <-> ISL6262ACRZ-T PSI#
ISL6262ACRZ-T: VIHmin=0.315V
VILmax=0.735V
(ref. IMVP-6 NO:18904)

FSB Frequency Table:

BSEL[2:0]	Freq.(MHz)
LLL	266MHz
LLH	133MHz
LHH	166MHz
LHL	200MHz
HHL	400MHz
HHH	Reserve
HLH	100MHz
HLL	333MHz



CPU_VCCA----->120mA
CPU_VCCP----->4.5A
CPU_VCC----->44A



120mA

20 mil

100_F 0402

100_F 0402

100_F 0402

100_F 0402

100_F 0402

100_F 0402

100_F 0402

100_F 0402


100_F 0402



100_F 0402

Layout Note: Route VCCSENSE & VSSSENSE traces at 27.4 Ohms with 50 mil spacing. Place PU and PD within 1 inch of CPU.
MS width=19 mil SL width=15 mil spacing=7 mil spacing=7 mil

LAYOUT NOTE: Place 0.01uF near PIN B26



PU & PD avoid to route with stub
Close CPU side





CR#_E/F/G/H pins control SRC output Table

CR#_E:Byte6:bit7=0, disable CR#_E; 1, enable CR#_E SRC6
 CR#_F:Byte6:bit6=0, disable CR#_F; 1, enable CR#_F SRC8
 CR#_G:Byte6:bit5=0, disable CR#_G; 1, enable CR#_G SRC9
 CR#_H:Byte6:bit4=0, disable CR#_H; 1, enable CR#_H SRC10






close to clk gen (For EMI)

NC_10P_50V_E_N	2	1	CLK_CB48
NC_10P_50V_E_N	2	1	CLK_USB48
NC_10P_50V_E_N	2	1	CLK_KBCPCI
NC_10P_50V_E_N	2	1	PCLK_CB
NC_10P_50V_E_N	2	1	CLK_ICHPCI
NC_10P_50V_E_N	2	1	CLK_ICH14
NC_10P_50V_E_N	2	1	PCLK_JIG

FSB Frequency Table:

FSLC	FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33

SM bus Address : 1101001x(HEX:D2) (ICH8M)
 For clock generator



H_D#0	E2	H_D#0
H_D#1	G2	H_D#1
H_D#2	G7	H_D#2
H_D#3	M6	H_D#3
H_D#4	H7	H_D#4
H_D#5	H3	H_D#5
H_D#6	G4	H_D#6
H_D#7	F3	H_D#7
H_D#8	N8	H_D#8
H_D#9	H2	H_D#9
H_D#10	M10	H_D#10
H_D#11	N12	H_D#11
H_D#12	N9	H_D#12
H_D#13	H5	H_D#13
H_D#14	P13	H_D#14
H_D#15	K9	H_D#15
H_D#16	M2	H_D#16
H_D#17	W10	H_D#17
H_D#18	Y8	H_D#18
H_D#19	V4	H_D#19
H_D#20	M3	H_D#20
H_D#21	J1	H_D#21
H_D#22	N5	H_D#22
H_D#23	N3	H_D#23
H_D#24	W6	H_D#24
H_D#25	W9	H_D#25
H_D#26	N2	H_D#26
H_D#27	Y7	H_D#27
H_D#28	Y9	H_D#28
H_D#29	P4	H_D#29
H_D#30	W3	H_D#30
H_D#31	N1	H_D#31
H_D#32	AD12	H_D#32
H_D#33	AE3	H_D#33
H_D#34	AD9	H_D#34
H_D#35	AC9	H_D#35
H_D#36	AC7	H_D#36
H_D#37	AC14	H_D#37
H_D#38	AD11	H_D#38
H_D#39	AC11	H_D#39
H_D#40	AB2	H_D#40
H_D#41	AD7	H_D#41
H_D#42	AB1	H_D#42
H_D#43	Y3	H_D#43
H_D#44	AC6	H_D#44
H_D#45	AE2	H_D#45
H_D#46	AC5	H_D#46
H_D#47	AG3	H_D#47
H_D#48	AD8	H_D#48
H_D#49	AH8	H_D#49
H_D#50	AJ14	H_D#50
H_D#51	AE9	H_D#51
H_D#52	AE11	H_D#52
H_D#53	AH12	H_D#53
H_D#54	AJ5	H_D#54
H_D#55	AH5	H_D#55
H_D#56	AJ6	H_D#56
H_D#57	AE7	H_D#57
H_D#58	AJ7	H_D#58
H_D#59	AJ2	H_D#59
H_D#60	AE5	H_D#60
H_D#61	AJ3	H_D#61
H_D#62	AH2	H_D#62
H_D#63	AH13	H_D#63

H_SWING	B3	H_SWING
H_RCOMP	C2	H_RCOMP
H_SCOMP	W1	H_SCOMP
H_SCOMP#	W2	H_SCOMP#
H_CPURST#	B6	H_CPURST#
H_CPUSLP#	E5	H_CPUSLP#

LE82PM965(SLA5U)

HOST


H_A#3	J13	H_A#3
H_A#4	B11	H_A#4
H_A#5	C11	H_A#5
H_A#6	M11	H_A#6
H_A#7	C15	H_A#7
H_A#8	E16	H_A#8
H_A#9	L13	H_A#9
H_A#10	G17	H_A#10
H_A#11	C14	H_A#11
H_A#12	K16	H_A#12
H_A#13	B13	H_A#13
H_A#14	L16	H_A#14
H_A#15	L17	H_A#15
H_A#16	B14	H_A#16
H_A#17	K19	H_A#17
H_A#18	P15	H_A#18
H_A#19	R17	H_A#19
H_A#20	B16	H_A#20
H_A#21	H20	H_A#21
H_A#22	L19	H_A#22
H_A#23	D17	H_A#23
H_A#24	M17	H_A#24
H_A#25	N16	H_A#25
H_A#26	J19	H_A#26
H_A#27	B18	H_A#27
H_A#28	E19	H_A#28
H_A#29	B17	H_A#29
H_A#30	B15	H_A#30
H_A#31	E17	H_A#31
H_A#32	C18	H_A#32
H_A#33	A18	H_A#33
H_A#34	B19	H_A#34
H_A#35	N19	H_A#35


H_ADS#	G12	H_ADS#
H_ADSTB#0	H17	H_ADSTB#0
H_ADSTB#1	G20	H_ADSTB#1
H_BNR#	C8	H_BNR#
H_BPR#	E8	H_BPR#
H_BREQ#	E12	H_BREQ#
H_DEFER#	D6	H_DEFER#
H_DBSY#	C10	H_DBSY#
HPLL_CLK	AM5	CLK_MCH_BCLK
HPLL_CLK#	AM7	CLK_MCH_BCLK#
H_DPWR#	H8	H_DPWR#
H_DRDY#	K7	H_DRDY#
H_HIT#	E4	H_HIT#
H_HIT#	C6	H_HIT#
H_LOCK#	G10	H_LOCK#
H_TRDY#	B7	H_TRDY#


H_DINV#0	K5	H_DINV#0
H_DINV#1	L2	H_DINV#1
H_DINV#2	AD13	H_DINV#2
H_DINV#3	AE13	H_DINV#3
H_DSTBN#0	M7	H_DSTBN#0
H_DSTBN#1	K3	H_DSTBN#1
H_DSTBN#2	AD2	H_DSTBN#2
H_DSTBN#3	AH11	H_DSTBN#3
H_DSTBP#0	L7	H_DSTBP#0
H_DSTBP#1	K2	H_DSTBP#1
H_DSTBP#2	AC2	H_DSTBP#2
H_DSTBP#3	AJ10	H_DSTBP#3
H_REQ#0	M14	H_REQ#0
H_REQ#1	E13	H_REQ#1
H_REQ#2	A11	H_REQ#2
H_REQ#3	H13	H_REQ#3
H_REQ#4	B12	H_REQ#4
H_RS#0	E12	H_RS#0
H_RS#1	D7	H_RS#1
H_RS#2	D8	H_RS#2


PVT 5/17 Chipset BOM change table


12-CRESTL1-0002	(PM)
12-CRESTL1-0001	(GM)
12-CRESTL1-ES04	(GL)













LVDS CONNECTOR




M640, 22"

	Type 1	Type 2	Type 3	Type 4
00	AUO M220EW01 V.2			v
01			v	
10		v		
11				







FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
LVDS			
Size A3	Document Number	Rev SA	
	M630/M640		
Date:	Wednesday, July 11, 2007	Sheet	17 of 71






PCI Pullups

PVT 6/5 Add TP for BFT test







Strap for Boot-BIOS

	GNT0#	SPI_CS1#
LPC(Default)	Hi	Hi
PCI	Hi	LOW
SPI	LOW	Hi



Place within 500 mils of ICH

USB PORT	Function
PORT-0	REAR-1
PORT-1	REAR-2
PORT-2	REAR-3
PORT-3	SIDE-1
PORT-4	SIDE-2
PORT-5	EXPRESS CARD
PORT-6	CAMERA
PORT-7	CIR
PORT-8	RF KBD
PORT-9	NC




Place within 500 mils of ICH and don't routing next to high speed signals








FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **ICH8-M(PCI/DMI/USB/PCIE) 1/5**

Size A3 Document Number **M630/M640** Rev SA

Date: Wednesday, July 11, 2007 Sheet 18 of 71






Stuff for No-reboot
Low=Default
High=No-reboot

DVT : AEC reset ,used when program AEC
GPIO27: flash AEC EEPROM


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR



AC_SPKR

AC_SPKR


AC_SPKR




AC_SPKR

AC_SPKR


AC_SPKR









SATA HDD CONN



HDD1








HDD2




CD-ROM CONN

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
SATA HDD/CD-ROM			
Size A3	Document Number M630/M640	Rev SA	
Date: Wednesday, July 11, 2007	Sheet	23	of 71









www.aitech1.ru


CPU FAN




2ND FAN




3rd FAN




VGA SENSOR



CPU SENSOR



HW THERMAL PROTECTION



U31

3V3Vin_1 3V3Vout_1 7 +3.3V_PCIE_OUT

3V3Vin_2 3V3Vout_2 8 +3.3V_PCIE_OUT

1.5Vin_1 1.5Vout_1 16 +1.5V_PCIE_OUT

1.5Vin_2 1.5Vout_2 17 +1.5V_PCIE_OUT

AUXIN AUXOUT 20 +3.3V_AUX_PCIE_OUT

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59

EXPRESS_DET# 6

PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

CPPE# 15

CPUSB# 14

STBY# SHDN# 4

OC# 23

PERST# 9

RCLKEN 7

SYSRST# 8

THERMAL PAD 11

GND 10

TPS2231PWP

R323 2 1 NC_0_J 0402

RUN_ON 24, 25, 57, 58, 62, 64

SUS_PWRGD 25, 59





EXPRESS_DET# 6


PLT_RST# 3, 8, 18, 20, 23, 25, 26, 27, 35, 37, 66







PERST# 9


RCLKEN 7

S












www.aitech1.ru





REAR USB CONN X 3





The diagram shows the power supply section of the HCB1608KF-121T25. It includes two 120R resistors, L28 and L54, connected to the +3V_S3_LAN and +3V_S3_SUS pins. The +3V_EMINI_AUX pin is also shown. A 340mA current is indicated flowing from the +3V_S3_LAN pin.






www.aitech1.ru








www.aitec1.ru

RESERVED FOR NB8M A MEMORY PARTITION.
DEFAULT USE INTERNAL VREF.

NB8P-GS (P-Mode 20W): 6.27A
NB8P-GS (P-Mode 16W): 5.8A
(Frame Buffer core power for I/O)




RESERVED FOR NB8M A MEMORY PARTITION.

	GDDR3/BGA136
FBCAL_PD_VDDQ	40 ohm
FBCAL_PU_GND	24.9 ohm
FBCAL_TERM_GND	40 ohm



DVT : remove TP for enlarge NV_VDD plane

2006/8/30 Update




S0	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.8
M	DOWN	-0.6
1	DOWN	-2.5

SRS PIN3	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.25
1	DOWN	-1.75

0 = connect to GND
M= unconnected
1 = connect directly to VDD

nVidia support Down -1.25%



This chip can use MK1726 or P1819B

R616 place near GPU
R79 place near spectrum chip

CLOSE TO GPU.75
Ohm to GND when
CRT is disabled.
(FAE suggest to
NC 5/21)

PVT 5/21 : change to NC

PVT 5/17 : change to NC

CLOSE TO GPU


PVT 5/22 : change to NC

CLOSE TO GPU

DACB UNUSED.
TERMINATED TO GND
WITH 75 OHM
RESISTOR. (FAE
suggest to NC 5/21)

DACC UNUSED. TERMINATED TO GND
WITH 75 OHM RESISTOR. (FAE
suggest to NC 5/21)

DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	HSYNC	
DACA-VSYNC	VSYNC	
VGA-DDCLK	ScL	
VGA-DDDATA	SDA	




MIRROR TABLE



MF STATE		SIGNAL
LOW	HIGH	
H3	H10	RAS#
F4	F9	CAS#
H9	H4	WE#
F9	F4	CS#
H4	H9	CKE
K4	K9	A0
H2	H11	A1
K3	K10	A2
M4	M9	A3
K9	K4	A4
H11	H2	A5
K10	K3	A6
L9	L4	A7
K11	K2	A8
M9	M4	A9
K2	K11	A10
L4	L9	A11
G4	G9	BA0
C9	C4	BA1
H10	H3	BA2


FBAD[0:63] 39
FBADQM[7:0] 39
FBARDQS[7:0] 39
FBAWDQS[7:0] 39

R66,R85 (120 ohm-360 ohm)
240 ohm --> Output impedance 40 ohm



7/19 FAE Suggest: Ball to termination resistor trace length < 75ps
















MIRROR TABLE


MF STATE		SIGNAL
LOW	HIGH	
H3	H10	RAS#
F4	F9	CAS#
H9	H4	WE#
F9	F4	CS#
H4	H9	CKE
K4	K9	A0
H2	H11	A1
K3	K10	A2
M4	M9	A3
K9	K4	A4
H11	H2	A5
K10	K3	A6
L9	L4	A7
K11	K2	A8
M9	M4	A9
K2	K11	A10
L4	L9	A11
G4	G9	BA0
C9	C4	BA1
H10	H3	BA2

- FBCD[0:63] 39
- FBCDQM[7:0] 39
- FBCRDQS[7:0] 39
- FBCWDQS[7:0] 39














FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		SUBWOOFER AMP	
Size	Document Number	Rev	
B	M630/M640	SA	
Date:	Monday, July 23, 2007	Sheet	51 of 71







Reserved for EMI



For MIC-IN quality improvement
Do not place near each
other & far apart within
PGND area.





AEC Normal Mode	HW BYPASS Mode (I)	HW BYPASS Mode (II)	SW BYPASS Mode
Uni (MIC0) + Omni (MIC1) input AEC	Uni MIC (MIC0) BYPASS AEC(FM2010)	Omni MIC (MIC1) BYPASS AEC(FM2010)	Oni MIC (MIC0) BYPASS DSP
Stuff (A_R1653 ,A_R1654 ,A_R1655) NC (A_R3641 ,A_R1656)	Stuff (A_R1656) NC (A_R1653 ,A_R1654 ,A_R1655 ,A_R3641)	Stuff (A_R3641) NC (A_R1653 ,A_R1654 ,A_R1655 ,A_R1656)	ICH8-M (GPIO18)

12/11 Uni MIC for MIC0 ,Omni MIC for MIC1 by fortimedia

Adaptor
19.5V
M630 : 120W
M640 : 150W

DCBATOUT

**MAXIM
MAX8734A+
Switch Mode
For System**

ON5
ON3

LDO5
LDO3
PGOOD

System

+5VALW / 7A

RUN_ON

N-Channel
MOSFET

+5VRUN_TV

RUN_ON

N-Channel
MOSFET

+5VRUN

SUS_ON

N-Channel
MOSFET

+5V_S3_SUS

System

+3VALW / 8A

RUN_ON

N-Channel
MOSFET

+3VRUN

RUN_ON

N-Channel
MOSFET

+3VRUN_TV

SUS_ON

N-Channel
MOSFET

+3V_S3_SUS

DCBATOUT

**SEMTECH
SC486
Switch Mode
For DDR2**

PGOOD

EN/PSV
VTEN

REF

SUS_PWRGD

+1_8V_S3_SUS/15.0A

RUN_ON2

N-Channel
MOSFET

+1_8VRUN/5.7A

+0_9V_S3_SUS/3.0A

RUN_ON1

G966 LDO

PEX_VDD(1.2V)/2.0A

DCBATOUT

**O2 Micro
OZ811
Switch Mode
For System**

ON SKIP
PGOOD

+1_05VRUN/9.7A

RUN_ON1

SC339
LDO DRIVER

+1_5VRUN/3.6A

DCBATOUT

**INTERSIL
ISL6262A
Switch Mode
For CPU Core**

CLKEN#
SHDN#

IMVP_OK

VHCORE/44A

NB core power VGFX
VGFX(1.05V or 1.2V)
7A

DCBATOUT

**O2 Micro
OZ811
Switch Mode
For VGAc core
NB core power VGFX**

ON/SKIP
PGOOD

NV_VDD(1.1V)/16A

RUN_ON1

ON/SKIP

NV_VDD(1.1V)/16A

DCBATOUT

**MAXIM
MAX8546
Switch Mode
For 12V**

COMP/EN

+12VRUN/8A

HDD2_ON

N-Channel
MOSFET

+12VRUN_HDD

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title
POWER BLOCK DIAGRAM


Size
A3


Document Number
M630/M640

Date
Wednesday, July 11, 2007




Rev
SA

Sheet
56 of 71






DVT : improve Adapter out 12V leakage




www.aitech1.ru


PVT 5/31 Add 2 close GAP



For 2nd SATA HDD

DVT : mount PR1,NC PQ1,PR2,PQ2,PQ3,PR11,PQ7 for cost down







www.aiteon.ru


PVT 5/17 change Place PR967 near PR182







PVT 5/29 : When M630H use
150W adaptor , use M640
setting.



PWLIMIT
System power saving mode set
PWLIMIT active at 95%
MS630 120W MS640
PR216 =30K PR182=22K
PR183 =10K ==>114W PR183=10K ==>140W







FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
HOLE/BOSS PAD			
Size	Document Number		Rev
B	M630/M640		SA
Date:	Wednesday, July 11, 2007	Sheet	68 of 71

12/15
Change VRAM from " K4J55323QG-BC20" to "K4J52324QE-BC14 "

12/16
Add R3720
Update Library of CN30,CN31,CN26

12/18
Update screw hole/pad
Add R3721 NC_0 ohm
Change P/N of JSPK3 to HF5504 for current rating
Add R3722~3724 for EMI
NC RP1 (Default use Winbond EC)
Change U22/U23/U26 to G545 for safety certification
Add C3680~3685 for EMI
Remove R2007 resistor.
N.C. R2017
Delete R1994, L83, L84, L85, C1634, C1640, C1647.
Update symbol & footprint of CN41(SPDIF)
Update Ex-GFX Configuration on P.38

12/19
Back-annotation 08:24AM
Change R522,R523,R524,R526,R528,R539,R545,R548 to 200 ohm
Add Q178,R919,Q177,R920 for WoWLAN on S4 support.
Delete Q33, R438 for not supporting half brightness control of WLAN
LED
Change R428 value to 68 ohm for brightness adjustment
N.C. R872, STUFF R873
N.C. R457, STUFF R453
N.C. R462, STUFF R461

12/20
Re-assign GPIO pin of EC
N.C. R535
Delete L33,R371,R436
Add R438,R928,R929,R930,R931
N.C. C325,C365
Add C936~940

12/21
1.@p23CAP1,CAP34 change to 47uF16V 1C-44T0476-M300
2.@p51CAP16,CAP17,CAP18,CAP19,CAP20 change to 47uF16V 1C-44T0476-M300
3.@p63PC165 change to 47uF16V 1C-44T0476-M300
4.@p59PQ17 change to AOL1426 17-A0L1426-0000
5.@p59PQ15 change to AOL1412 17-A0L1412-0000
6.@p62PQ8 change to AOL1426 17-A0L1426-0000
7.@p59PQ4 change to AOL1412 17-A0L1412-0000
8.@p57PQ64,PQ65 change to AO4433
9.@P63PQ1,PQ3 change to AO4433
10.@p58PQ11,PQ50 change to AO4468 17-A0L4468-0000
11.@p61PQ9change to AO4468 17-A0L4468-0000
12.@p64PQ20,PQ25,PQ37,PQ56 change to AO4468 17-A0L4468-0000

12/21
Delete R492,R876
Delete net "VDDA_M". Add R935,R936
Change PURE_HW_SHUTDOWN# pull high power from +5VALW to +ECVCC(PR191)
Add PR208,PC182,PD31
Add R492 for LEDBRIGHTNESS_HIGH pull down
Change Q178 to PMV65XP for lower Rds(on) and voltage ripple

12/22
N.C. R815,EC31
Add Net "USB_VCC0_R", "USB_VCC1_R","USB_VCC2_R" for USB connector
Change CAP16~20 value to 68uF
Change PJ33 to larger pad open jump
Add PJ35 for higher current requirement for NB8P

12/23
Change H16 net to TV_GND2, H30 to TV_GND1
Add R937,R938,R939,D22,D23,D24 to prevent 2N7002 from damage if DC_IN is over 20V
N.C. KB3910SFC1 to create BOM for factory (Winbond will be used in EVT by default)

12/25
P.41,P.42,P56,P.61 Change description of current (Ampere) requiriment for NV_VDD & FBVDDQ
Connect H21, H37 to GND
Delet EC23,EC8,EC22,EC30,EC26,EC21
Add C946~949 for vista requirement
Change VGA Straping resistors to set NB8M-GT, Qimonda 256MB as default
Add net THERMTRIP_GFX#_R to KB3910S

12/26
N.C. R521,R543
Mount R274,R275

12/27
N.C. All Winbond EC parts
N.C. RP38
Update SYSTEM_ID Table

12/28
N.C. C749
Add prefix NV_ FOR R572
Delete prefix NV_ for C503
Change value to from 39 to 33ohm(R861/R857/R488/R485/R480/R481/R864/R863)
Change R467 value from 33K to 0 Ohm
Change C433/C434 value from 6.8pf to 10pf
N.C. R466,R305

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
History			
Size	Document Number		Rev
B	M630/M640		SA
Date:	Wednesday, July 11, 2007	Sheet	69 of 71

070206 P06 update U49 symbol data to ICS9LPR358AGLFT P55 remove R150,R146,U14 short R128 pin1 and R145 pin2 for AEC function fail		0307 P50 change U26,U27 to LLP package for support 3W P61 change P09 to AOL1426 ,PQ6 to AOL1412 for support 15A NV_VDD P34 change U41,U40,U39 to MSOP8 to meet EUV 2.4um		0326 (1)add AEC_EEPROM_WR# for programming AEC EEPROM (2)connect DFGT_VR_EN to TP and delete PR10 , VGFX_CORE 1.05V fix	
0301 NV design change change R596 from 30 to 24.9ohm change R502 from 40.2 to 45.3 ohm change R52,R93,R17,R561 from 240 to 0 ohm R56,R95,R19,R560 from 240 to 243 ohm change R1,R10,R18,R32,R36,R80,R102,R563 from 7.5k to 4.02k ohm		0309 correct EVT BOM mian source to Substitute List (1)P50,P60 change PC53,C913,C924 to 1C-2B20153-K000 (2)change C468,C475,C480,C907 to 1C-2B20471-K000 (3)P11,P12,P50 change C265,C284,C286,C722,C710,C738,C303 to 1C-2B20474-K000 (4)P50,P51 change L24 ,L59 to 1L-BBMS32-1600 (5)P57 ,change PL9 to 1L-PBHP12-1000 (6)P49 ,change C241,C243,C247,C250 to 820P NPO 0603 (7)P60 ,change PC122 to 1C-2W20181-J600 P25 delete Winbond solution		0327 (3)reserved Linear voltage control circuit for logo led suddenly off (U59,Q180,Q179,Q181) (4)1.5V enable pin change to RUN_ON for no boot from ext debug board issue add CAP41(470uF) for subwoofer +12V power	
0302 P53 modify netname for netname consistence for UNI_MIC_IN and OMNI_MIC_IN P25 add R940,R941 for KBC strap pin pull low P30 add C950 for RUN_PWRGD interferenced ,hang 49 P24 mount R398 for THERMTRIP_GFX#_R disconnection Crystal vendor suggestion (1)P19 change C874,C873 to 12P (2)P24 change C433,C434 to 12P AEC EEPROM mounted for S3 P55 mount R72,U6,R75, NC R92,R96,R104 AEC programming GPI change P20 GPIO24 connect to AEC_PWRDN# for power down AEC GPIO20 connect to AEC_RST# for programming AEC Brightness control not support for Logo LED P66 (1)NC Q36,R523,Q37,R526,Q38,R539,Q40,R548 (2)change R545,R58,R524,R522 from 200 to 100 ohm		0313 P60 change PC40 to 0.1u to adjust channel current sense by vendor suggestion P54 change U16 to 78L09L , the same with M620 P61 add PR210,PQ69,change PR133 to 28K_F for VGA power mizer(1.2V and 1.15V switch) P43 connect NV_GPI05 to VGA power for power mizer(1.2V and 1.15V switch) P43 change R930,R931,C938 value to NV_* P06 connect R752 pin 1 to R750 pin1 to follow CPU_BSEL0 P27 change LED1 to HT-110NG for changing wlan led to side P51 change CAP16~20 to 47UF for 68UF shortage(evt used 47uf) P50 change L67,L70 to ERMS100505H121RDC35 for changing mainsource(EVT use this part)		0328 (1)change C127 and C130 to 0.22uF, C121 to 1uF. (2)change the connection of C127 to C291, C130 to C238, C121 to C324. (3)change PR109 to 18K (4)change R232/R266 to 33K (5)change R199/R253 to 1.8K	
Mount parts for leakage P64 mount PR116,PQ40,PR205,PQ68,PR79,PQ26 MB_FLASH function fail :change MB_FLASH_EN from SB GPIO 26 to GPIO34,GPIO26 can't used as GPIO P20 connect GPIO6 to TP206 , connect GPIO34 to MB_FLASH_EN ,add R942 change 2nd and 3rd fan from 12V to 5V , change Q52,Q13 to CHT2301 for 5V source		0314 P53 change CN7 to HS8106,防呆 P67 NC CN3(CRT CONN) for ME interfere with thermal module P34 change CN24 to FOX_U84132C-T3201-4P,black color P31 change CN15 to FOX_UV91413-WS01P-4P,black color P11 delete L12,C194,C211,L17,L16,C204,L14,C226,R230 Reserved R234 to +3VRUN and R236 to GND for UMA/Discrete selection, Refer to Santa Rosa design Guide Rev 2.0 Table 81.		0329 (1)change R424,R807 to 1K_J for follow M610(MOR request) (2)remove NVIDIA NC pin TP to enlarge NV_VDD power plan (3)add R962,R961,L71,L72,EC54,EC55,EC56 for EMI	
P51 NC R342 for subwoofer abnormal performance P24 add C951 for thermistor interference by inverter transformer P50 change F3 to 1M-F1252A5-F000 for the same with M620 P51 change F10 to 1M-F1252A5-F000 for the same with M620		0319 Modify for Clock SI P30 mount R790,0 ohm and C948,22P for PCI_CB48 SI fail P06,P27 change RP30 to 18 ohm ,add C 2.2p for CLK_PCIE_MINI# SI fail P06 change RP24 to 15ohm for CLK_PCIE_SATA# SI fail		0331 Reserved CAP42 and PD32 for 1.05V undershoot 100mV Reserved R963 for S3 resume shutdown	
		P29 swap L51,L50,L49 for layout		0402 (1)change PC161 to 0.47uf ,50V for adjust +3VRUN and +1_5VRUN timing(close) for external debug boot (2)reserved R964 for disable Thrmtrip	
0305 P20 change R844 to 10K, LAN_RST# change to pull low 10K		0322 MOR P49 remove R279 for delete Line in path P50 change C458,C478 to 1000P ,X7R for THD/MR improvement P50 add C for U44 bypass P50 change C924 and C913 to NC for THD/MR improvement P50 change the connection of CON3 pin7 and pin8 to DGND P50 change GP3 to 0ohm resiator (mounted) P52 delete R774 and R767 completely for delete MIC_VREF path from CODEC P49 U22 pin32 change to NC for delete MIC_VREF path from CODEC		0403 add CAP44 for LVDS power ripple (too large,spec is 200mv)	
0306 POWER P58 change PR148,PR153 to 150K_F,PR146,PR55 to 100K_F to change ocp setting to 11A P61 (1)change PR16 to 1M_F to change OCP to 15A (2)delete PJ10,PJ9 ,VGFX_CORE from NV_OUT P63 change PR71 to 130K_F,PR181 to 9.1K_F , change 12V from 11.7 to 12.2v P59 change PR25 to 8.2K_F to set OCP to 17A P60 mount PC145,PC117 to filter high frequency noise P58 mount PC119,PC143 to filter high frequency noise P62 change PR12 to 3.3_F to improve 1.05V noise P63 change PR177 to 100K_U,add PR209,NC PR179,PR178 for improve adapter out 12V leakage		P45 change C27,C33,C48,C57 to 0.01uf by nvidia FAE suggestion P46 change C28,C947,C5,C21 to 0.01uf by nvidia FAE suggestion			
P33 modify CN36 symbol for PCMCIA reverse type, P35 change ln power to +3V_EMINI_AUX to support S4 wake up		EMI P59 change PR41 to 3.3ohm for EMI P58 change PR23,PR65 to 3.3 ohm for EMI P19 add EC36,EC39,EC40 33P bypass for R100K P56 mount C38 for EMI			

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
Size		Document Number	
Custom		Rev SA	
M630/M640			
Date:	Wednesday, July 11, 2007	Sheet	70 of 71

070602
Page 55 U6 change to 13-AT24C02-8001, add TP for AEC test usage.
Page 58 Remove PJ20,PJ21,PJ32,PJ31,PJ8,PJ11 .
Page 59 Remove PJ14,PJ15,PJ17,PJ18,PJ19 .
Page 60 Remove PJ16,PJ13.
Page 61 Remove PJ33,PJ12,PJ2,PJ6,PJ30,PJ35.
Page 62 Remove PJ7,PJ3,PJ4,PJ5,PJ28.
Page 63 Remove PJ26,PJ27,PJ25, Change PR1 and PJ1 to close gap GP20, GP21,GP22
Add PD33 at +12VRUN output.
Page 64 Remove PJ34.
Page 33 CAP3 change to 1C-44R0476-M200.
Page 27 LED1 change to HT-110UYG.
Page 24 NC SW3 and change to resistor for System ID control
Page 50 change R966 to stuff and R965 to NC.
Page 9 Change to NC : R675, R667, R225 Change to Stuff : R221, R214, R693,
R696, R689, R691, R692, R688, R687 for disable CRT function.
Page 11 Change from stuff to NC :L44,L45,C731,R224,C197,L13,R679,R234,R685,L47,C735,L48,
Change from NC to stuff : R683,R227,R677,R236,R686,R699 for disable CRT function.
Page 66 Change from stuff to NC :Q179,Q180,U59,R946,R953,R951,R952,C955,R945,Q181,R944
to remove 2nd logo LED solution.
Page 57 Add PR214 to 30K ohm, PR215 to 12K ohm, Change PR203 to 22K ohm, PR201 to 39K ohm.
To set the different setting for M630 and M640.
Page 65 Add PR216 30K ohm, change PR182 22K ohm, change PR183 10k ohm.
To set the different setting for M630 and M640.
Page 49 Change CN21 to 2N-0006000-FET0.
Page 17 Add ESD diode D25 for INV_ENABLE and INV_BRADJ signal for U17, U35 damaged issue.
Page 3 Remove TP :TP140,TP146,TP127,TP134,TP125,TP137,TP126,TP157,TP133,TP148,TP142,TP136
,TP120,TP141,TP128,TP119,TP135,TP156
to Remove test point for interference with CPU bracket.
Page 20 NC SW4 and use resistor for system ID control
Page 4 Remove TP159,TP124, TP158,TP32 for not interference with CPU bracket.
Page 40 NC :L5,C70,C595,C608, Change to pull down 10K ohm : R115,R614,R621 diable CRT function.
Page 67 NC : R132,R694,R133,R697,R131,R690,R568,R648,R567,R649,R565,R591,R566,R590,CN3
Disable CRT function.
Page 50 Change F3 to 4A capability.
Page 34 Change C469,C449,C430 to 1C-2B30105-M000 : 25V rating component
Page 44 Change to NC : R647,R645,R646,R626,R609,R610,R611,R634,R635,R624 Disable CRT
Page 52 Change C138,C167 to 4.7u_16V_0805(1C-2B70475-K300) for audio precision test result.
Page 52,50 change CON1, CON2 , CON3 vendor part number.
Page 68 Change nut pad reference to BOSS for factory requirement.
Page 46,45 Remove R52, C39, R17, C24, R561, C487, R93, C63 change Vram clock termination.
Page 25 Reserve caps C957,C958,C959 for Fan_tach signal noise improvement.
Page 57 Add PD34 for different setting for M640.
Page 55 Change net connection for AEC debugging.
Page 28 Change R138 to 8.2K and C82 to X7R for T8 setting to 110 celcius degree.
Page 66, 34 Add F13 and F14 for TUV spec.
Page 52 Change R786 and R782 to 6.8K Change resistor value to meet FSIV 2.0.
Page 66 Change to polyfuse 1M-F006A35-F000 0.35A rating from using 0 ohm at DVT.
(F1,F4,F5,F6,F7) F2 use 0.5A rating.
0604
Page 14,15 Change C125, C122 to X5R rating for high temperature near Dimm module.
Page 20 Add C960 0.1uF at IC power pin.
Page 17 change C389 from 1uF to 0.1uF.
Page 64 Stuff PR111 and PQ38 for +3VRUN_TV discharge slow.
0607
Page 57 Implement new UVP protect circuit to prevent insert different adaptor risk.
Page 59 Add EC66,EC67,EC68,EC69,EC70 to +1.8V_S3_SUS to GND for EMI solution.
Page 66, 52 Add EC72,EC73,EC74,EC75 +5VALW to GND ,EC71 +5VALW to +5VALW , EC76, EC77, EC78
, EC79 +5V_S3_SUS to GND for EMI solution. Page 52 EC65 A_GND to GND, Place near L71.

Page 45,46 Reserver 8 caps for Vram power and place 2 pcs for each Vram.
Page 58 Add PC186, PC185 at +3VALW input and output for noise improvement.
Page 25 Add R969 for +ECVCC discharge path reservation.
Page 57 Add PR219 for the discharge of UVP protect circuit, and change PR105 to 10K,
PR218 change to 249K for tolerance control.
Page 34 Change from 0 ohm to common choke for EMI request on all USB port.
Page 28 Change Fan3 circuit for stuff at M630 only.

www.aitech1.ru

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
History			
Size	Document Number		Rev
Custom	M630/M640		SA
Date:	Wednesday, July 11, 2007		Sheet 71 of 71